電子回路論第12回 Electric Circuits for Physicists #12

東京大学理学部・理学系研究科 物性研究所 勝本信吾 Shingo Katsumoto

Georges Seurat Un dimanche après-midi à l'Île de la Grande Jatte

Outline 6.4 Di

6.4 Discrete signal
6.4.1 Sampling theorem
6.4.2 Pulse amplitude modulation (PAM)
6.4.3 Discrete Fourier transform
6.4.4 z-transform
6.4.5 Transfer function of discrete time signal

Ch.7 Digital signals and circuits 7.2 Logic gates 7.3 Implementation of logic gates 7.4 Circuit implementation and simplification of logic operation

6.4.1 Sampling theorem



"Cutting out" the frequency spectrum

 ω_h : Highest frequency in $\tilde{X}_{\tau}(\omega)$

$$\frac{2\pi}{\tau} > 2\omega_h, \ \tau < \frac{\pi}{\omega_h}$$

 $\frac{1}{\tau} > \frac{\omega_h}{\pi} = 2f_h$: Nyquist frequency

4.1 Sampling theorem: reconstructing signal

6.4.2 Pulse amplitude modulation (PAM)

f(t)

s(t)

Carrier:
$$\delta_{\tau}(t) \quad s(t) = f(t)\delta_{\tau}(t) = \sum_{n=-\infty}^{\infty} f(t)\delta(t-n\tau)$$

Demodulation = Reconstruction of continuous signal from sampled data.

 $f(t) = \mathscr{F}^{-1}\{\tau P_{\pi/\tau}(\omega)\mathscr{F}\{s(t)\}\}$ In the sampling theorem, though we only have discretetime data, we can reconstruct complete original signal. Assumption: we have data in infinite period $[-\infty, +\infty]$. However in actual situations we can never have

such data.

Need to consider handling data in a finite period.

4.3 Discrete Fourier transform



$$\left(\breve{f}(t) = (f * \delta_{\zeta})(t) = \sum_{n = -\infty}^{\infty} \int_{-\infty}^{\infty} f(\xi)\delta(t - n\zeta - \xi)d\xi\right)$$

4.4.3 Discrete Fourier transform

6.4.3 Discrete Fourier transform

$$\eta \equiv \frac{2\pi}{\zeta} \qquad \qquad \breve{f}(j\tau) = \frac{1}{N\tau} \sum_{l=0}^{N-1} \breve{F}(l\eta) W_N^{-lj}$$

Properties of twiddle factor:

$$W_N \equiv \exp\left(-i\frac{2\pi}{N}\right)$$

$$\forall n, m \in \mathbb{Z} \quad W_N^{n+mN} = W_N^n,$$
$$\frac{1}{N} \sum_{n=0}^{N-1} W_N^{nm} = \begin{cases} 1 & \text{for } m = 0, \\ 0 & \text{for } m \neq 0. \end{cases}$$

$$\tau \sum_{j=0}^{N-1} \breve{f}(j\tau) W_N^{mj} = \sum_{j=0}^{N-1} \left[\frac{1}{N} \sum_{l=0}^{N-1} \breve{F}(l\eta) W_N^{(m-l)j} \right] = \breve{F}(m\eta)$$

$$f_n \equiv \breve{f}(n\tau), \quad F_k \equiv \frac{1}{\tau}\breve{F}(k\eta)$$

6.4.3 Discrete Fourier transform

Discrete Fourier transform (DFT):

$$F_{k} = \sum_{n=0}^{N-1} f_{n} W_{N}^{kn}, \quad f_{n} = \frac{1}{N} \sum_{k=0}^{N-1} F_{k} W_{N}^{-kn}$$

$$F = \begin{pmatrix} F_{0} \\ F_{1} \\ \vdots \\ F_{N-1} \end{pmatrix}, \quad W = \begin{pmatrix} W_{N}^{00} & \cdots & W_{N}^{0N-1} \\ \vdots & \ddots & \vdots \\ W_{N}^{N-10} & \cdots & W_{N}^{N-1N-1} \end{pmatrix}, \quad f = \begin{pmatrix} f_{0} \\ f_{1} \\ \vdots \\ f_{N-1} \end{pmatrix}$$

$$F = Wf, \quad f = \frac{1}{N} W^{*} F$$

$${}^{t}\boldsymbol{W}^{*}\boldsymbol{W} = N\boldsymbol{I}_{N}$$
 i.e., $\frac{1}{\sqrt{N}}\boldsymbol{W}$: unitary

6.4.4 z-transform

Discrete Laplace transform: z-tran

 ∞

Discrete Laplace transform: z-transform
$$\tilde{f}_{\tau}(t) = \sum_{n=0}^{\infty} f(n\tau)\delta(t-n\tau)$$
 $(t \ge 0)$
 $\mathscr{L}\{\tilde{f}_{\tau}(t)\}(s) = \mathscr{L}\left\{\sum_{n=0}^{\infty} f(n\tau)\delta(t-n\tau)\right\} = \sum_{n=0}^{\infty} f(n\tau)\mathscr{L}\{\delta(t-n\tau)\}$

$$=\sum_{n=0}^{\infty}f(n\tau)\exp(-sn\tau)$$

$$z = \exp(s\tau), \ f_n = f(n\tau), \ F(z) = \mathscr{L}\{\tilde{f}_{\tau}(t)\}$$

$$F(z) = \sum_{n=0}^{\infty} f_n z^{-n} = \mathscr{Z}[\tilde{f}_{\tau}(t)]$$

one-sided z-transform

6.4.4 z-transform (typical examples)



6.4.4 z-transform (properties)

Property	Signal	z-transform
linearity	$af_n + bg_n$	aF(z) + bG(z)
z-domain scaling	$f_{lpha n}$	$F(z^{1/lpha})$
time shift	f_{n+k}	$z^k \left[F(z) - \sum_{l=0}^{k-1} f(l) z^l \right]$
time shift II	f_{n-k}	$z^{-k}F(z)$
scaling	$e^{\mp \alpha n} f_n$	$F(e^{\pm lpha}z)$
scaling II	$a^n x_n$	$F(a^{-1}z)$
product with index	nf_n	$-z\frac{d}{dz}F(z)$
differentiation	$n^k f_n$	$\left(-z\frac{d}{dz} ight)^nF(z)$
integration	$\frac{f_n}{n+a}$	$z^a \int_{z}^{\infty} \xi^{-a+1} F(\xi) d\xi$
convolution	$f_n * g_n$	$\tilde{F}(z)\cdot G(z)$
product	$f_n \cdot g_n$	$\frac{1}{2\pi i} \oint_c F(\xi) G\left(\frac{z}{\xi}\right) \xi^{-1} d\xi$

6.4.5 Transfer function for discrete time signal

 h_n : (impulse) response to $\delta(n\tau)$, response to discrete signal $f_n = f(n\tau)$

$$g_n = \mathscr{R}\{\tilde{f}_{\tau}(n\tau)\} = \mathscr{R}\left\{\sum_{k'=-\infty}^{\infty} f(k'\tau)\delta[(n-k')\tau]\right\} = \sum_{k'=-\infty}^{\infty} f_{k'}h_{n-k'} = \sum_{k=-\infty}^{\infty} h_k f_{n-k}$$

$$G(z) = \mathscr{Z}[g_n] = \mathscr{Z}\left[\sum_{k=0}^{\infty} h_k f_{n-k}\right] = \sum_{n=0}^{\infty} \left(\sum_{k=0}^{\infty} h_k f_{n-k}\right) z^{-n} = \sum_{k=0}^{\infty} h_k \sum_{n=0}^{\infty} f_{n-k} z^{-n}$$

$$= \sum_{k=0}^{\infty} h_k z^{-k} F(z)$$

$$H(z) = \mathscr{Z}[h_n] = \sum_{k=0}^{\infty} h_k z^{-k} \quad :\text{Transfer function}$$

$$G(z) = H(z)F(z)$$



Digital signal and circuits

Chartres Blue (Stained glass)

Byzantine mosaic

Chapter 7



Ch.7 Digital signal and circuits



Signal unit : 0 xor 1 (bit) Boolean algebra : F xor T Voltage level : L xor H Multiple bit \rightarrow binary operation \rightarrow parallel signal

7.2 Logic gates

Digital signal=logic value \rightarrow Logic operation : logic gates \rightarrow obeys Boolean algebra (or \rightarrow + (sum), and \rightarrow · (product), not $A \rightarrow \overline{A}$)

Logic variables: $x, y \quad x + x = x$, $(x + \overline{x}) \cdot y = y$, $\overline{\overline{x}} = x$

De Morgan's laws: $\overline{x + y} = \overline{x} \cdot \overline{y}, \ \overline{x \cdot y} = \overline{x} + \overline{y}$

				inj	put				out	put	
Truth table	t		t_1	t_2	• • •	t_m		t_1	t_2	•••	t_m
	Ch.	1	0	1		f_{1m}	1	1	1		q_{1m}
		2	1	0	• • •	f_{2m}	2	0	1	• • •	q_{2m}
		:	:	:	•	:	:	:	:	·	:
		$\frac{1}{n}$	• 0	1		f_{nm}	$\left \begin{array}{c} l \\ l \end{array} \right $	$\begin{array}{c} \cdot \\ 0 \end{array}$	1		$.$ f_{lm}
		10		-		Jnm	0		-		J l m

Combinational logic \rightarrow Truth table (in practice, every gate has some time delay) Sequential logic \rightarrow Timing chart

7.2.1 Combinational logic: Single input gates



7.2.2 Combinational logic: Double input gates

Truth table

input1	input2	and	or	xor	Nand
0	0	0	0	0	1
1	0	0	1	1	1
0	1	0	1	1	1
1	1	1	1	0	0

Circuit symbols







nor



xor

RS (reset-set) Flip-Flop (FF)

Truth table

	S	R	Q	$ar{ m Q}$	Response
-	0	0	Q	$ar{ m Q}$	no change
	0	1	0	1	reset
	1	0	1	0	set
	1	1	unde	etermined	

Circuit symbol

An equivalent circuit with discrete gates





7.2.3 Sequential logic: Flip-Flop (with clock input)





7.2.3 Sequential logic: D-FF, T-FF





Q



7.2.4 Sequential logic: Counters

 Q_2 Q Q_3 Q_4 Unsynchronized counter Т-> > (ripple counter) \cap Т Q Timing Q_2 chart Q_3 Q_4

7.2.4 Sequential logic: Counters

Synchronized counter

Equivalent circuit with discrete gates





Standard gate logic packaging and wiring



Printed board with soldering

Surface mounting



7.3 Imprementation of logic gates

NAND gates



TTL (transistor-transistor logic)

CMOS (complimentary MOS)

7.4 Implementation of logic gates

Voltage levels diagram



7.4 Circuit implementation and simplification of logic operation Design procedure: Simplification - {
Visual method: Karnaugh mapping
Quine-McClusky algorithm Truth table \rightarrow Simplification \rightarrow Circuit diagram Example of simplification: $Y = A \cdot B + A \cdot \overline{B} + \overline{A} \cdot B$ $Y = A \cdot B + A \cdot B + A \cdot \overline{B} + \overline{A} \cdot B$ A + A = A $A + \overline{A} = 1$ $= A \cdot (B + \overline{B}) + B \cdot (A + \overline{A}) = A + B$ A B b a Karnaugh mapping: Represent the logic on a two-dimensional table d B \mathcal{C} The raw and column indices are logical expressions. Neighboring expressions should have a single element A A with the value reversed. B Put to neighboring 1. Bmeans a reproducible pair. One

Original form:
$$Y = f(A_1, A_2, \dots, A_n)$$

Logic variables

Transform to a standard starting form.

For that we define
$$g_i(0) = \overline{A_i}$$
, $g_i(1) = A_i$

Product of all the logic variables: minimum canonical term $\int_{i=1}^{\infty}$

$$\prod_{i=1}^{n} g_i(a_i), \ a_i = 0, 1$$

Y12...nThis $\{a_i\} = \{1, 0, \dots, 0\}$ corresponds to a row in the truth \vdots \vdots \vdots \ddots \vdots table.1 A_1 $\overline{A_2}$ \cdots $\overline{A_n}$ $\{g_i(a_i)\}$ Pick up all the $\{a_i\}$ for $Y = 1 \rightarrow \{a_{ij}\}$ with index j \vdots \vdots \vdots \ddots \vdots

$$Y = \sum_{j} \prod_{i=1}^{n} g_i(a_{ij})$$

principal disjunctive canonical expansion (主加法標準展開)

Quein-McCluskey algorithm

(Example) $Y = \overline{A} \cdot \overline{B} \cdot C \cdot D + B \cdot C \cdot D + A \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot C \cdot D$

$$Y = \bar{A} \cdot \bar{B} \cdot C \cdot D + (A + \bar{A}) \cdot B \cdot C \cdot D + A \cdot B \cdot \bar{C} \cdot (D + \bar{D}) + A \cdot \bar{B} \cdot C \cdot D$$

= $\bar{A} \cdot \bar{B} \cdot C \cdot D + A \cdot B \cdot C \cdot D + \bar{A} \cdot B \cdot C \cdot D + A \cdot B \cdot \bar{C} \cdot D$
+ $A \cdot B \cdot \bar{C} \cdot \bar{D} + A \cdot \bar{B} \cdot C \cdot D$

Or in binary: *Y* = 0011+111+0111+1101+1100+1011

Classification with the number of 1

Compression with $A + \overline{A} = 1$ occurs between different classes.



Quein-McCluskey algorithm

Original terms \rightarrow

$$Y = _11 + 110 + 11_1$$
 -

Search for redundant terms.

Put circles if the original term contains the expression.

Then indispensable ones should be marked with double circles.

Final form
$$Y = _11+110$$
_

	smallest							
	0011	1100	0111	1011	1101	1111		
11	0		0	0		0		
110_		0			0			
11_1					0	0		

	smallest								
	0011	1100	0111	1011	1101	1111			
11	Ô		Ô	O		\bigcirc			
110_		Ô			\bigcirc	1			
11_1					0	0			
)	1 Single	¢ircle in			Give priority indispensab	/ y to already le terms.			