電子回路論第13回 Electric Circuits for Physicists #13

東京大学理学部・理学系研究科 物性研究所 勝本信吾

Shingo Katsumoto

https://qiita.com/fukushima1981/items/ad31097ec45b4cec789

Outline 6.4 Discrete signal 6.4.1 Sampling theorem 6.4.2 Pulse amplitude modulation (PAM) 6.4.3 Discrete Fourier transform 6.4.4 z-transform 6.4.5 Transfer function of discrete time signal Ch.7 Digital signals and circuits 7.2 Logic gates 7.3 Implementation of logic gates 7.4 Circuit implementation and simplification of logic operation

Quein-McCluskey algorithm

(Example) $Y = \overline{A} \cdot \overline{B} \cdot C \cdot D + B \cdot C \cdot D + A \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot C \cdot D$

$$Y = \bar{A} \cdot \bar{B} \cdot C \cdot D + (A + \bar{A}) \cdot B \cdot C \cdot D + A \cdot B \cdot \bar{C} \cdot (D + \bar{D}) + A \cdot \bar{B} \cdot C \cdot D$$

= $\bar{A} \cdot \bar{B} \cdot C \cdot D + A \cdot B \cdot C \cdot D + \bar{A} \cdot B \cdot C \cdot D + A \cdot B \cdot \bar{C} \cdot D$
+ $A \cdot B \cdot \bar{C} \cdot \bar{D} + A \cdot \bar{B} \cdot C \cdot D$

Or in binary: *Y* = 0011+111+0111+1101+1100+1011

Classification with the number of 1

Compression with $A + \overline{A} = 1$ occurs between different classes with number difference 1.

Num.of 1	smallest	compress1	compress2
2	0011	0_11	711
	1100	_011 —	11
3	0111	110_	
	1011	_111	
	1101	1_11	
4	1111	11_1	

Quein-McCluskey algorithm

Original terms \rightarrow

$$Y = _11 + 110 + 11_1$$
 -

Search for redundant terms.

Put circles if the original term contains the expression.

Then indispensable ones should be marked with double circles.

Final form
$$Y = _11+110$$
_

	smallest					
	0011	1100	0111	1011	1101	1111
11	\bigcirc		\bigcirc	\bigcirc		0
110_		\bigcirc			0	
11_1					0	0

	smallest					
	0011	1100	0111	1011	1101	1111
11	Ô		Ô	Ô		\bigcirc
110_		Ô			\bigcirc	1
11_1					0	0
	↑ Single	circle ir	one colu	umn	Give priorit	y to already le terms.

Simplification of logic: Wolfram alpha

https://www.wolframalpha.com/

Examples for Boolean Algebra

Boolean algebra is the study of truth values (true or false) and how many of these values can be related under certain constraints. Wolfram Alpha works with Boolean algebra by computing truth tables, finding normal forms, constructing logic circuits and more.

Boolean Algebra

Perform Boolean algebra by computing various properties and forms and generating various diagrams.

Analyze a Boolean expression:

P and not Q

P && (Q || R)

Truth Tables

Generate full truth tables for a Boolean function of many Boolean variables.

Compute a truth table for a Boolean function:

truth table p xor q xor r xor s

RELATED EXAMPLES

- Computational Sciences
- Set Theory

Logic Circuits

Visualize the logic circuit of an arbitrary Boolean expression.

=

Compute a logic circuit for a Boolean function:

logic circuit (p or ~q) and (r xor s)

General Boolean Functions

Compute with Boolean functions specified by an integer index and the number of variables.

Normal Forms

=

=

Calculate various normal forms of a Boolean expression.

Convert a Boolean expression to disjunctive normal form:

DNF (P || Q || R) && (~P || ~Q)

=

=

Design of sequential logic circuit: State diagram

State (transition) diagram:



out

У

0

0

()



Design of sequential logic: Karnaugh map simplification

 $Q_{n+1}^{(1)} = f(Q_n^{(1)}, Q_n^{(2)}, x)$ $Q_{n+1}^{(1)} \quad Q_{n+1}^{(2)}$ $Q_{n+1}^{(2)} = q(Q_n^{(1)}, Q_n^{(2)}, x)$ x x $Q_n^{(1)} \quad Q_n^{(2)} \mid 0 \quad 1 \mid 0 \quad 1$ $\therefore Q_{n+1}^{(1)} = x \cdot \overline{Q_n^{(1)}} + \overline{x} \cdot Q_n^{(1)}$ similarly $Q_{n+1}^{(2)} = \overline{x} \cdot Q_n^{(2)} + Q_n^{(2)} \cdot \overline{Q}_n^{(1)} + x \cdot \overline{Q}_n^{(2)} \cdot Q_n^{(1)}$.

Design of sequential logic circuit: State diagram

Recursion equation:

$$Q_{n+1}^{(1)} = \overline{x} \cdot Q_n^{(1)} + x \cdot \overline{Q}_n^{(1)},$$

$$Q_{n+1}^{(2)} = \overline{x} \cdot Q_n^{(2)} + Q_n^{(2)} \cdot \overline{Q}_n^{(1)} + x \cdot \overline{Q}_n^{(2)} \cdot Q_n^{(1)}.$$



Characteristic equation (recursion equation)

T-FF:
$$Q_{n+1} = \overline{T}Q_n + T\overline{Q}_n$$

$$Q_{n+1}^{(1)} = \overline{x} \cdot Q_n^{(1)} + x \cdot \overline{Q}_n^{(1)},$$

$$Q_{n+1}^{(2)} = (\overline{x} + \overline{Q}_n^{(1)}) \cdot Q_n^{(2)} + (x \cdot Q_n^{(1)}) \cdot \overline{Q}_n^{(2)}$$

$$= \overline{(x \cdot Q_n^{(1)})} \cdot Q_n^{(2)} + (x \cdot Q_n^{(1)}) \cdot \overline{Q}_n^{(2)} \qquad y = x Q_n^{(1)} Q_n^{(2)}$$

Design of sequential logic circuit: State diagram

$$Q_{n+1}^{(1)} = \overline{x} \cdot Q_n^{(1)} + x \cdot \overline{Q}_n^{(1)},$$

$$Q_{n+1}^{(2)} = (\overline{x} + \overline{Q}_n^{(1)}) \cdot Q_n^{(2)} + (x \cdot Q_n^{(1)}) \cdot \overline{Q}_n^{(2)}$$

$$= \overline{(x \cdot Q_n^{(1)})} \cdot Q_n^{(2)} + (x \cdot Q_n^{(1)}) \cdot \overline{Q}_n^{(2)} \qquad y = x Q_n^{(1)} Q_n^{(2)}$$



7.5 AD/DA converter circuit

7.5.1 Digital to Analog conversion Resistor string type DA converter

n bits converter $\rightarrow 2^n$ outputs!, 2^n resistors!

$$V_{\rm out} = \frac{p_{\rm input}}{2^n} V_{\rm S}$$



7.5.1 Digital to Analog conversion



7.5.1 Digital to Analog conversion



$$J_{\text{out}}(\begin{array}{ccc} 0 \cdots 0 & 1 & 0 \cdots 0 \\ n & k & 1 \end{array}) = \frac{V_{\text{S}}}{3R} \left(\frac{1}{2}\right)^{n-k+1}$$
$$= \frac{V_{\text{S}}}{6 \cdot 2^n R} 2^k$$



From the superposition theorem:

$$V_{\text{out}}(\{d_i\}) = -\frac{1}{3 \cdot 2^n} \frac{R_{\text{f}}}{2R} V_{\text{S}} \sum_{k=1}^n 2^k d_k$$

7.5.1 Digital to analog converter





7.5.2 Analog-digital converter



7.5.2 Analog-digital converter

Integrating Analog-Digital converter





7.6 Digital Signal Processing



Edge enhancement

₹.6 Digital filter as digital signal processing

Digital filtering (signal processing) is a kind of mapping :

$$\{x_i\} = (x_0, x_1, \cdots)$$

$$\{y_i\} = (y_0, y_1, \cdots)$$

$$y_n = F(x_{n-k}, x_{n-k+1}, \cdots, x_n)$$

We here assume synchronized circuit action with a clock signal.

Block diagram representation of operations



Block diagram and representation in z-space



In z-space, *i.e.*
$$X(z) = \sum_{n=0}^{\infty} x_n z^{-n}, \quad Y(z) = \sum_{n=0}^{\infty} y_n z^{-n}$$

 $Y(z) = 2X(z) + 3z^{-1}X(z) - 4z^{-3}X(z)$
 $= (2 + 3z^{-1} - 4z^{-3})X(z)$
 $\therefore H(z)$ (transfer function) $= 2 + 3z^{-1} - 4z^{-3}$

How to realize block diagrams

Digital signal processors (DSPs)

- Needs writing program before installation.
- Programmable with high-level languages like C, etc.
- Decimal expression of numbers (floating point, fixed point)
- Numerical processing packages (FFT, etc.)

Micro-processors

- Needs writing program (high-level languages are possible)
- Comparatively slow action.
- Commands specialized for digital signal processing.

Field programmable gate array (FPGA)

- Fast action.
- Some complication in programming (almost solved)

ex) DSP package (Texas instrument)



ex) FPGA (MachX02) (lattice semiconductor)



FIR filter

Finite Impulse Response (FIR) filter





Response in frequency domain $z = e^{i\omega\tau}$ $H(e^{i\omega\tau}) = \sum^{k} a_j e^{-ij\omega\tau}$

simple example of FIR filter

 $F_{\pm}(x_n, x_{n-1}) = (x_n \pm x_{n-1})/2$ +: moving average, -: differentiation



$$H_{\pm}(e^{i\omega\tau}) = e^{-i\omega\tau/2} \begin{pmatrix} \cos(\omega\tau/2) \\ i\sin(\omega\tau/2) \end{pmatrix}$$

A simple example of FIR filter



(a)

Feedback and transfer function

 $H_1(z)$

 $H_2(z)$

Y(z)

X(z)

 $Y(z) = H_1(z)W(z) = H_1(z)(X(z) + H_2(z)Y(z)),$ $\therefore Y(z) = \frac{H_1(z)}{1 - H_1(z)H_2(z)}X(z)$ $H(z) = \frac{H_1(z)}{1 - H_1(z)H_2(z)}$ $(\text{transfer function}) = \frac{(\text{direct gain})}{1 - (\text{feedback transfer gain})}$

finite Impulse Response (IIR) Filter



Conversion of z-transform: |z| > 1 the poles should be in |z| < 1

Design of FIR filter: Window function



Cut the series at a finite number

Ripples in frequency characteristics

Design of FIR filter: Window function



Design of IIR filter

Transfer function is generally represented by a rational function (有理式).

A way to design IIR filter: modification of <u>analog filter</u> transfer function (s-z transform).

Butterworth filter: $\Xi(s) = \sum_{k=0}^{N-1} \frac{\omega_k}{s - s_k}, \quad s_k = r_c \exp\left[i\left\{\frac{\pi}{2} + \frac{(2k+1)\pi}{2N}\right\}\right]$ (1)

Heaviside function $\xi(t) = \underline{u}_{\mathrm{H}}(t) \sum_{k=0}^{N-1} w_k \exp(s_k t)$ Time discretization with $\tau = 1$: $h_n = h_{\mathrm{H}n} \sum_{k=0}^{N-1} w_k e^{ns_k}, \quad \therefore H(z) = \sum_{k=0}^{N-1} \frac{w_k}{1 - \exp(s_k)z^{-1}}$

This form is obtained by replacement of

$$(s - s_k)^{-1} \to (1 - \exp(s_k)z^{-1})^{-1}$$

in eq.(1). This is called impulse invariant method.

Design of IIR filter (Bilinear z-transform method)

Bilinear z-transform (双一次z変換法):

$$s \to \frac{1 - z^{-1}}{1 + z^{-1}}$$

$$i\Omega = \frac{1 - e^{-i\omega}}{1 + e^{i\omega}}$$
 $\Omega = \tan\frac{\omega}{2}$

example) 4th Butterworth:

$$H(z) = \frac{b_0 + b_1 z^{-1} + b_2 z^{-2} + b_3 z^{-3} + b_4 z^{-4}}{1 - a_1 z^{-1} - a_2 z^{-2} - a_3 z^{-3} - a_4 z^{-4}}$$



Digital filter design web application

http://t-filter.engineerjs.com/



🕂 add passband 🛟 add stopband Ipredefined 🔻

from	to	gain	ripple/att.	act, rpl	
0 Hz	400 Hz	1	5 dB	4.14 dB	Û
500 Hz	1000 Hz	0	-40 dB	-40.07 dB	Û

sampling freq.	2000 Hz	
desired #taps	minimum	
actual #taps	21	
DESIGN FILTER		

I am working on **TFilter2**. Screenshot here. Features include CIC (Sinc) filters, effect of quantization, save/load/share, aliasing visualization, and signal chain.

If you want to advertise here, contact me at peterisza@gmail.com.

TFilter is being used by many tech companies and universities.

Adaptive filter



Adaptive filter (adaptive line enhancer)



(a) µ=1×10⁻³の場合

