

電子回路論 第12回



Electric Circuits for Physicists

東京大学理学部・理学系研究科
物性研究所
勝本信吾

Shingo Katsumoto

Review: Sampling theorem


$$\tilde{x}_\tau(t) \equiv x(t)\delta_\tau(t) \quad \delta_\tau(t) \equiv \sum_{n=-\infty}^{\infty} \delta(t - n\tau)$$



$$\mathcal{F}\{\delta_\tau(t)\}(\omega) = \frac{2\pi}{\tau} \delta_{2\pi/\tau}(\omega) \quad X(\omega) \equiv \mathcal{F}\{x(t)\}(\omega)$$

$$\tilde{X}_\tau(\omega) \equiv \mathcal{F}\{\tilde{x}_\tau(t)\} = \left(X * \frac{2\pi}{\tau} \delta_{2\pi/\tau} \right) (\omega) = \frac{1}{\tau} \sum_{n=-\infty}^{\infty} X \left(\omega - \frac{2n\pi}{\tau} \right)$$


Review: Sampling theorem



ω_h : Highest frequency
in $\tilde{X}_\tau(\omega)$



$$\frac{2\pi}{\tau} > 2\omega_h, \quad \tau < \frac{\pi}{\omega_h}$$

$\frac{1}{2\tau}$: Nyquist frequency (must be higher than ω_h)



$$\begin{aligned} x(t) &= \mathcal{F}^{-1}\{\tau P_{\pi/\tau}(\omega)\tilde{X}_\tau(\omega)\} \\ &= \sum_{n=-\infty}^{\infty} \text{sinc}\left(\frac{t-n\tau}{\tau}\right) x(n\tau) \end{aligned}$$

6.4.2 Pulse amplitude modulation (PAM)




Carrier: $\delta_\tau(t)$ $s(t) = f(t)\delta_\tau(t) = \sum_{n=-\infty}^{\infty} f(t)\delta(t - n\tau)$

Demodulation = Reconstruction of continuous signal from sampled data.

$$f(t) = \mathcal{F}^{-1}\{P_{\pi/\tau}(\omega)\mathcal{F}\{s(t)\}\}$$

6.4.3 Discrete Fourier transform



$$F(\omega) = \mathcal{F}\{f(t)\}, \quad \omega \in \left(-\frac{\pi}{\tau}, \frac{\pi}{\tau}\right) \quad N = \frac{\zeta}{\tau} \in \mathbb{N}$$

$$\check{f}(t) = \sum_{n=-\infty}^{\infty} f(t - n\zeta), \quad \check{F}(\omega) = \sum_{n=-\infty}^{\infty} F\left(\omega + n\frac{2\pi}{\zeta}\right)$$

$$\left(\check{f}(t) = (f * \delta_{\zeta})(t) = \sum_{n=-\infty}^{\infty} \int_{-\infty}^{\infty} f(\xi) \delta(t - n\zeta - \xi) d\xi \right)$$

Fourier expansion:
$$\check{f}(t) = \frac{1}{\zeta} \sum_{n=-\infty}^{\infty} F\left(n\frac{2\pi}{\zeta}\right) \exp\left(2n\pi i \frac{t}{\zeta}\right)$$

6.4.3 Discrete Fourier transform

$$n = l + mN \quad \sum_{n=-\infty}^{\infty} \rightarrow \sum_{l=0}^{N-1} \sum_{m=-\infty}^{\infty} \quad t = j\tau \quad j \in \mathbb{Z}$$

$$\check{f}(j\tau) = \frac{1}{\zeta} \sum_{l=0}^{N-1} \sum_{m=-\infty}^{\infty} F \left[(l + mN) \frac{2\pi}{\zeta} \right] \exp \left[(l + mN) 2\pi i \frac{j\tau}{\zeta} \right]$$

$$= \frac{1}{N\tau} \sum_{l=0}^{N-1} \sum_{m=-\infty}^{\infty} F \left(\frac{2\pi l}{\zeta} + m \frac{2\pi}{\tau} \right) \exp \left(2\pi i \frac{l j}{N} \right)$$

$$= \frac{1}{N\tau} \sum_{l=0}^{N-1} \check{F} \left(l \frac{2\pi}{\zeta} \right) \exp \left(2\pi i \frac{l j}{N} \right)$$

Twiddle factor: $W_N \equiv \exp \left(-i \frac{2\pi}{N} \right)$

$$\eta \equiv \frac{2\pi}{\zeta} \quad \check{f}(j\tau) = \frac{1}{N\tau} \sum_{l=0}^{N-1} \check{F}(l\eta) W_N^{-lj}$$

6.4.3 Discrete Fourier transform

$$\forall n, m \in \mathbb{Z} \quad W_N^{n+mN} = W_N^n,$$

Twiddle factor:

$$\frac{1}{N} \sum_{n=0}^{N-1} W_N^{nm} = \begin{cases} 1 & \text{for } m = 0, \\ 0 & \text{for } m \neq 0. \end{cases}$$

$$\tau \sum_{j=0}^{N-1} \check{f}(j\tau) W_N^{mj} = \sum_{j=0}^{N-1} \left[\frac{1}{N} \sum_{l=0}^{N-1} \check{F}(l\eta) W_N^{(m-l)j} \right] = \check{F}(m\eta)$$

$$f_n \equiv \check{f}(n\tau), \quad F_k \equiv \frac{1}{\tau} \check{F}(k\eta)$$

Discrete Fourier transform:
(DFT)

$$F_k = \sum_{n=0}^{N-1} f_n W_N^{kn},$$

$$f_n = \frac{1}{N} \sum_{k=0}^{N-1} F_k W_N^{-kn}.$$

6.4.3 Discrete Fourier transform

$$\mathbf{F} = {}^t\{F_i\}, \quad \mathbf{W} = \{W_N^{ij}\}, \quad \mathbf{f} = {}^t\{f_i\}$$

$$\mathbf{F} = \mathbf{W} \mathbf{f}, \quad \mathbf{f} = \frac{1}{N} \mathbf{W}^* \mathbf{F}$$

$${}^t\mathbf{W}^* \mathbf{W} = N \mathbf{I}_N \quad i.e., \quad \frac{1}{\sqrt{N}} \mathbf{W} : \text{unitary}$$

6.4.4 z-transform

Discrete Laplace transform: z-transform

$$\tilde{f}_\tau(t) = \sum_{n=0}^{\infty} f(n\tau)\delta(t - n\tau) \quad (t \geq 0)$$

$$\begin{aligned}\mathcal{L}\{\tilde{f}_\tau(t)\}(s) &= \mathcal{L}\left\{\sum_{n=0}^{\infty} f(n\tau)\delta(t - n\tau)\right\} \\ &= \sum_{n=0}^{\infty} f(n\tau)\mathcal{L}\{\delta(t - n\tau)\} = \sum_{n=0}^{\infty} f(n\tau)\exp(-sn\tau)\end{aligned}$$

$$z = \exp(s\tau), \quad f_n = f(n\tau), \quad F(z) = \mathcal{L}\{\tilde{f}_\tau(t)\}$$

$$F(z) = \sum_{n=0}^{\infty} f_n z^{-n} = \mathcal{L}[\tilde{f}_\tau(t)]$$

one-sided z-transform

6.4.4 z-transform

f_n	$F(z)$	conversion area
$\delta(n)$	1	z -plane
1	$\frac{1}{1 - z^{-1}}$	$ z > 1$
n	$\frac{z^{-1}}{(1 - z^{-1})^2}$	$ z > 1$
n^k	$\left(-z \frac{d}{dz}\right)^k \frac{1}{1 - z^{-1}}$	$ z > 1$
a^n	$\frac{1}{1 - az^{-1}}$	$ z > a $
$\sin(n\omega\tau)$	$\frac{\sin(\omega\tau)z^{-1}}{1 - 2\cos(\omega\tau)z^{-1} + z^{-2}}$	$ z > 1$
$e^{-n\alpha\tau} \cos(n\omega\tau)$	$\frac{1 - e^{-\alpha\tau} \cos(\omega\tau)z^{-1}}{1 - 2e^{-\alpha\tau} \cos(\omega\tau)z^{-1} + e^{-2\alpha\tau} z^{-2}}$	$ z > e^{-\alpha\tau}$

6.4.4 z-transform

Property	Signal	z-transform
linearity	$af_n + bg_n$	$aF(z) + bG(z)$
z-domain scaling	$f_{\alpha n}$	$F(z^{1/\alpha})$
time shift	f_{n+k}	$z^k \left[F(z) - \sum_{l=0}^{k-1} f(l)z^l \right]$
time shift II	f_{n-k}	$z^{-k} F(z)$
scaling	$e^{\mp \alpha n} f_n$	$F(e^{\pm \alpha} z)$
scaling II	$a^n x_n$	$F(a^{-1} z)$
product with index	nf_n	$-z \frac{d}{dz} F(z)$
differentiation	$n^k f_n$	$\left(-z \frac{d}{dz} \right)^k F(z)$
integration	$\frac{f_n}{n+a}$	$z^a \int_z^\infty \xi^{-a+1} F(\xi) d\xi$
convolution	$f_n * g_n$	$F(z) \cdot G(z)$
product	$f_n \cdot g_n$	$\frac{1}{2\pi i} \oint_c F(\xi) G\left(\frac{z}{\xi}\right) \xi^{-1} d\xi$

6.4.5 Transfer function for discrete time signal

$$\tilde{f}_\tau(t) = f(t)\delta_\tau(t) = \sum_{n=-\infty}^{\infty} f_n\delta(t - n\tau)$$

h_n : (impulse) response to $\delta(n\tau)$, Response to discrete signal $f_n = \tilde{f}_\tau(n\tau)$

$$g_n = \mathcal{R}\{\tilde{f}_\tau(n\tau)\} = \mathcal{R}\left\{\sum_{k'=-\infty}^{\infty} f(k'\tau)\delta[(n - k')\tau]\right\}$$

$$= \sum_{k'=-\infty}^{\infty} f_{k'}h_{n-k'} = \sum_{k=-\infty}^{\infty} h_k f_{n-k}$$



$$G(z) = \mathcal{Z}[g_n] = \mathcal{Z}\left[\sum_{k=0}^{\infty} h_k f_{n-k}\right] = \sum_{n=0}^{\infty} \left(\sum_{k=0}^{\infty} h_k f_{n-k}\right) z^{-n}$$

$$= \sum_{k=0}^{\infty} h_k \sum_{n=0}^{\infty} f_{n-k} z^{-n} = \sum_{k=0}^{\infty} h_k z^{-k} F(z)$$

$$H(z) = \mathcal{Z}[h_n] = \sum_{k=0}^{\infty} h_k z^{-k} \quad : \text{Transfer function}$$

$$G(z) = H(z)F(z)$$

Ch.7 Digital signal and circuits



Value discretized \rightarrow Digital signal

Signal unit : 0 xor 1 (bit)

Boolean algebra : F xor T

Voltage level : L xor H

Multiple bit \rightarrow binary operation \rightarrow parallel signal

7.2 Logic gates

Digital signal=logic value \rightarrow Logic operation : logic gates

De Morgan's laws: $\overline{x + y} = \bar{x} \cdot \bar{y}$, $\overline{x \cdot y} = \bar{x} + \bar{y}$

t		input				output			
		t_1	t_2	\dots	t_m	t_1	t_2	\dots	t_m
Ch.	1	0	1	\dots	f_{1m}	1	1	\dots	q_{1m}
	2	1	0	\dots	f_{2m}	2	0	\dots	q_{2m}
	\vdots	\vdots	\vdots	\ddots	\vdots	\vdots	\vdots	\ddots	\vdots
	n	0	1	\dots	f_{nm}	l	0	\dots	f_{lm}

Combinational logic \rightarrow Truth table


Sequential logic \rightarrow Timing chart

7.2.1 Combinational logic: Single input gates

Truth table

input	buffer	not
0	0	1
1	1	0

Circuit symbol



7.2.2 Combinational logic: Double input gates

input1	input 2	and	or	xor	nand
0	0	0	0	0	1
1	0	0	1	1	1
0	1	0	1	1	1
1	1	1	1	0	0



and




nand



or



nor



xor


7.2.3 Sequential logic: Flip-Flop (FF)

RS (reset-set) Flip-Flop (FF)


Truth table

S	R	Q	\bar{Q}	Response
0	0	Q	\bar{Q}	no change
0	1	0	1	reset
1	0	1	0	set
1	1	undetermined		

Symbol



Equivalent circuit with discrete gates




7.2.3 Sequential logic: Flip-Flop (FF)

JK Flip-Flop


Truth table

J	K	Q	Q for the next CLK
0	0	0	0
0	0	1	1
0	1	—	0
1	0	—	1
1	1	0	1
1	1	1	0

Symbol




Equivalent circuit with discrete gates



7.2.3 Sequential logic: D-FF, T-FF

D-FF

Symbol




Truth table

D	CLK	Q
0	↑	0
1	↑	1
—	↓	Q (hold)

T-FF

Symbol




Truth table


T	Q	Q
↓	0	0
↓	1	1
↑	0	1
↑	1	0

7.2.4 Sequential logic: Counters

Unsynchronized
counter
(ripple counter)




Timing
chart




7.2.4 Sequential logic: Counters

Synchronized counter

Equivalent circuit with discrete gates




Timing chart




7.3 Implementation of logic gates

NAND gates




TTL (transistor-transistor logic)



CMOS (complimentary MOS)


7.3 Implementation of logic gates

LT Spice
simulation




7.3 Implementation of logic gates

Voltage levels diagram



TTL logic family evolution



Legacy: don't use
in new designs

Widely used today

CMOS logic family evolution

obsolete

4000 Series

CMOS. Wide supply voltage range. High noise margin. Low speed. Weak output drive. Practically obsolete.



74C Series

CMOS. Pin-compatible with TTL devices. Low speed. Obsolete. Replaced by HC/HCT family.



74HC/HCT Series

CMOS. Drastic increase in speed. Higher output drive capability. HCT input voltage levels compatible with TTL.



74AC/ACT Series

CMOS. Functionally compatible, but not pin-compatible to TTL. Improved noise immunity and speed. ACT inputs are TTL compatible.

General trend:

- Reduction of dynamic losses through successively decreasing supply voltages: 12V → 5V → 3.3V → 2.5V → 1.8V

CD4000

LVC/ALVC/AVC

- Power reduction is one of the keys to progressive growth of integration



74AHC/AHCT Series

CMOS. Improved speed, lower power, lower drive capability.



BiCMOS Logic

CMOS/Bipolar. Combine the best features of CMOS and bipolar. Low power high speed. Bus interfacing applications (74BCT, 74ABT)



74LVC/ALVC/LV/AVC

CMOS. Reduced supply voltage. LVC: 5V/3.3V translation
ALVC: Fast 3.3V only
AVC: Optimised for 2.5V, down to 1.2V

Summary

TTL

Logic Family	T_{PD}	$T_{rise/fall}$	$V_{IH,min}$	$V_{IL,max}$	$V_{OH,min}$	$V_{OL,max}$	Noise Margin
74	22ns		2.0V	0.8V	2.4V	0.4V	0.4V
74LS	15ns		2.0V	0.8V	2.7V	0.5V	0.3V
74F	5ns	2.3ns	2.0V	0.8V	2.7V	0.5V	0.3V
74AS	4.5ns	1.5ns	2.0V	0.8V	2.7V	0.5V	0.3V
74ALS	11ns	2.3ns	2.0V	0.8V	2.5V	0.5V	0.3V
ECL	1.45ns	0.35ns	-1.165V	-1.475V	-1.025V	-1.610V	0.135V
4000	250ns	90ns	3.5V	1.5V	4.95V	0.05V	1.45V
74C	90ns		3.5V	1.5V	4.5V	0.5V	1V
74HC	18ns	3.6ns	3.5V	1.0V	4.9V	0.1V	0.9V
74HCT	23ns	3.9ns	2.0V	0.8V	4.9V	0.1V	0.7V
74AC	9ns	1.5ns	3.5V	1.5V	4.9V	0.1V	1.4V
74ACT	9ns	1.5ns	2.0V	0.8V	4.9V	0.1V	0.7V
74AHC	3.7ns		3.85V	1.65V	4.4V	0.44V	0.55V

CMOS

7.4 Circuit implementation and simplification of logic operation

Truth table → Simplification → Circuit diagram

Simplification $\left\{ \begin{array}{l} \text{Visual method: Karnaugh mapping} \\ \text{Quine-McClusky algorithm} \end{array} \right.$

Product of all the logic variables: **canonical expansion**

principal disjunctive canonical expansion (主加法標準展開)

$$Y = \sum_j \prod_{i=1}^n g_i(a_{ij})$$

$$\text{Ex) } Y = \bar{A} \cdot \bar{B} \cdot C \cdot D + B \cdot C \cdot D + A \cdot B \cdot \bar{C} + A \cdot \bar{B} \cdot C \cdot D$$

$$\begin{aligned} Y &= \bar{A} \cdot \bar{B} \cdot C \cdot D + (A + \bar{A}) \cdot B \cdot C \cdot D + A \cdot B \cdot \bar{C} \cdot (D + \bar{D}) + A \cdot \bar{B} \cdot C \cdot D \\ &= \bar{A} \cdot \bar{B} \cdot C \cdot D + A \cdot B \cdot C \cdot D + \bar{A} \cdot B \cdot C \cdot D + A \cdot B \cdot \bar{C} \cdot D \\ &\quad + A \cdot B \cdot \bar{C} \cdot \bar{D} + A \cdot \bar{B} \cdot C \cdot D \end{aligned}$$

Or in binary: $Y = 0011 + 1111 + 0111 + 1101 + 1100 + 1011$

Quain-McClusky algorithm

Classification
with the number
of 1

Num.of 1	smallest	compress1	compress2
2	0011	0_11	__11
	1100	_011	__11
3	0111	110_	
	1011	_111	
	1101	1_11	
4	1111	11_1	

$Y = _11 + 110_ + 11_1$ First simplification

	smallest					
	0011	1100	0111	1011	1101	1111
$_11$	⊙		⊙	⊙		⊙
110_		⊙			⊙	
11_1					○	○

$Y = _11 + 110_$ Final form



(A and B) or (A and not B) or (not A and B) ☆

Examples Random

Input:

$(A \wedge B) \vee (A \wedge \neg B) \vee (\neg A \wedge B)$
(A AND B) OR (A AND (NOT B)) OR ((NOT A) AND B)

$e_1 \wedge e_2 \wedge \dots$ is the logical AND function
 $\neg \text{expr}$ is the logical NOT function
 $e_1 \vee e_2 \vee \dots$ is the logical OR function

Truth table:

A	B	$(A \wedge B) \vee (A \wedge \neg B) \vee (\neg A \wedge B)$
T	T	T
T	F	T
F	T	T
F	F	F

Minimal forms:

More Text notation

DNF	$A \vee B$
CNF	$A \vee B$
ANF	$(A \wedge B) \vee A \vee B$
NOR	$\neg(A \vee B)$
NAND	$\neg A \wedge \neg B$
AND	$\neg(\neg A \wedge \neg B)$
OR	$A \vee B$

$e_1 \underline{\vee} e_2 \underline{\vee} \dots$ is the logical XOR function
 $e_1 \underline{\vee} e_2 \underline{\vee} \dots$ is the logical NOR function

New to Wolfram|Alpha?

Take the Tour >>

New! Wolfram Problem Generator


Need a hint?

Step-by-step solutions?


Find x such that $3x - 7 = 0$

Design of sequential logic circuit: State diagram

State (transition) diagram:



Ex) 2-bit counter with two T-FF



FF output:

$$Q_n^{(1)}, Q_n^{(2)}$$

Karnaugh
map
simplification


		input x					
		0			1		
		next		out	next		out
$Q_n^{(1)}$	$Q_n^{(2)}$	$Q_{n+1}^{(1)}$	$Q_{n+1}^{(2)}$	y	$Q_{n+1}^{(1)}$	$Q_{n+1}^{(2)}$	y
0	0	0	0	0	1	0	0
0	1	0	1	0	1	1	0
1	0	1	0	0	0	1	0
1	1	1	1	0	0	0	1

Recursion equation:

$$Q_{n+1}^{(1)} = \bar{x} \cdot Q_n^{(1)} + x \cdot \overline{Q_n^{(1)}}$$

$$Q_{n+1}^{(2)} = \bar{x} \cdot Q_n^{(2)} + Q_n^{(2)} \cdot \overline{Q_n^{(1)}} + x \cdot \overline{Q_n^{(2)}} \cdot Q_n^{(1)}$$

Design of sequential logic circuit: State diagram



$$Q_{n+1}^{(1)} = \bar{x} \cdot Q_n^{(1)} + x \cdot \bar{Q}_n^{(1)},$$

$$y = \overline{xQ_n^{(1)} Q_n^{(2)}}$$

$$Q_{n+1}^{(2)} = (\bar{x} + \bar{Q}_n^{(1)}) \cdot Q_n^{(2)} + (x \cdot Q_n^{(1)}) \cdot \bar{Q}_n^{(2)}$$

$$= \overline{(x \cdot Q_n^{(1)})} \cdot Q_n^{(2)} + (x \cdot Q_n^{(1)}) \cdot \bar{Q}_n^{(2)}$$

